


F28P55x编程实例Labs-CLA

- Code Composer Studio
- C2000Ware
- LaunchXL-F28P55x

CLA

Control Law Accelerator , 控制率加速器

- 32位浮点数字处理单元，FPU
- 平行于CPU，时钟频率同CPU
- 执行算法和周期性的计算工作
- Type2型，直接读取ADC结果寄存器
- 直接操作EPWM、ECAP、EQEP、PGA等数据寄存器
- 独立响应外设中断



| Type | Description | Devices Covered | Device-Specific Options |
|------|--|---------------------------------------|--|
| 0 | Original CLA Module Type | 2803x | Only supports data RAM and 1 and does not allow CPU access when CLA data RAM is enabled. |
| | | 2805x, 2806x | Adds supports for data RAM2 and adds option to enable CPU access to data RAMs. |
| 1 | Increased Program address reachability to 16-bits; added instructions to support the new address reach; added two new offset addressing modes; CLA program memory is now user selectable and can reside anywhere in the lower 64K address space (excluding the M0 and M1 space). The job of giving control to the CLA and assigning triggers to a task is now done at the system level; a task can now fire an interrupt to main CPU mid execution. | 2807x, 2837xD, 2837xB | — |
| 2 | Added Background-code mode, that can run task like communications and clean-up routines in Background; Background tasks runs continuously until disable or device/soft reset; Background task can be triggered by a peripheral or software; other foreground tasks can interrupt background task in the priority order defined; added provision for making sections of background code uninterruptible; added debug enhancements that has true software breakpoint support, where CLA re-fetches from the same address where halted during debug stop. | 28003x, 28004x, 2838x, 28P55x, 28P65x | — |




CLA

功能实现

用CLA实现一个FIR低通滤波器，方波输入，正弦波输出，EPWM1产生方波，ADC采样方波，EPWM2用于ADC的采样触发。


实现步骤

- 复制空白工程
- Sysconfig配置GPIO
- Sysconfig配置EPWM1
- Sysconfig配置EPWM2
- Sysconfig配置ADC
- Sysconfig配置CLA
- 编写应用代码



| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |



CLA

$$\text{Time Base Period} = \frac{f_{tbclk}}{2f_{pwm}} = \frac{100*10^6}{2*1000} = 50000.$$

$$\text{Counter Compare Value} = (1 - \frac{\text{duty}}{100}) * \text{tbprd} = (1 - \frac{50}{100}) * 50000 = 25000.$$

| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

The screenshot shows the configuration of the EPWM module in the TI Design Center. The configuration pane displays the following settings:

- EPWM Time Base:**
 - Initial Counter Value: 50000 (highlighted with a red box)
 - Counter Mode: Up-down-count mode (highlighted with a red box)
- EPWM Counter Compare:**
 - CMPA: Counter Compare A (CMPA) value set to 25000 (highlighted with a red box)
 - Enable Counter Compare A (CMPA) Global Load checked (highlighted with a red box)
 - Enable Shadow Counter Compare A (CMPA) checked

The 'EPWM' resource in the system tree is highlighted with a red box.

CLA

$$\text{Time Base Period} = \frac{f_{tbclk}}{2f_{pwm}} = \frac{100*10^6}{2*1000} = 50000.$$

$$\text{Counter Compare Value} = (1 - \frac{\text{duty}}{100}) * \text{tbprd} = (1 - \frac{50}{100}) * 50000 = 25000.$$

lab_cla_launchpad.syscfg × lab_main.c

Type Filter Text... Software > EPWM

| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

EPWM Action Qualifier

- Enable Continuous SW Force Global Load
- Continuous SW Force Shadow Mode
- T1 Trigger Source
- T2 Trigger Source

ePWMxA Output Configuration

- ePWMxA Global Load Enable
- ePWMxA Shadow Mode Enable
- ePWMxA Shadow Load Event
- ePWMxA One-Time SW Force Action
- ePWMxA Continuous SW Force Action

ePWMxA Event Output Configuration

- ePWMxA Time base counter equals zero
- ePWMxA Time base counter equals period
- ePWMxA Time base counter up equals COMPA
- ePWMxA Time base counter down equals COMPA
- ePWMxA Time base counter up equals COMPB
- ePWMxA Time base counter down equals COMPB
- ePWMxA T1 event on count up
- ePWMxA T1 event on count down
- ePWMxA T2 event on count up
- ePWMxA T2 event on count down

CLA

$$\text{Time Base Period} = \frac{f_{tbclk}}{2f_{pwm}} = \frac{100*10^6}{2*1000} = 50000.$$

$$\text{Counter Compare Value} = (1 - \frac{\text{duty}}{100}) * \text{tbprd} = (1 - \frac{50}{100}) * 50000 = 25000.$$



| 片上资源 | PIN脚 | 用途 |
|---|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |
| CMPC | | |
| CMPD | | |
| EPWM Action Qualifier | | |
| EPWM Dead-Band | | |
| EPWM Chopper | | |
| EPWM Trip Zone | | |
| EPWM Digital Compare | | |
| EPWM Event-Trigger | | |
| HRPWM | | |
| PinMux Use Case | ALL | |
| PinMux Qualification | | |
| EPWM A Pin Qualification | | |
| EPWM B Pin Qualification | | |
| PinMux Peripheral and Pin Configuration | | |
| EPWM Peripheral | | |
| EPWM_A | | |
| EPWM_B | | |
| EPWM1 | | |
| GPIO0/79 (EPWM1 BP) | | |
| △ Connected to hardware(Un-suppress) | | |
| GPIO1/78 (EPWM1 BP) | | |
| △ Connected to hardware(Un-suppress) | | |

CLA



| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

CLA Configuration Settings:

- Name: myEPWM1
- Use Hardware: None
- Load EPWM Settings From Device Memory Export
- Copy Settings
- Template Code Generation
- EPWM Global Load
- EPWM Time Base:
 - Emulation Mode: Stop after next Time Base counter increment or decrement.
 - Time Base Clock Divider: Divide clock by 1
 - High Speed Clock Divider: For perfectly synchronized TBCLKs across multiple EPWM modules, the prescaler bits in the TBCTL register of each EPWM module must be set identically.
 - Time Base Period Load Mode
 - Time Base Period Load Event
 - Time Base Period: 12499 (highlighted with a red box)
 - Time Base Period Link
 - Enable Time Base Period Global Load
 - Initial Counter Value
 - Counter Mode: Up - count mode (highlighted with a red box)
 - Enable Phase Shift Load
 - Force a Sync Pulse
 - Sync In Pulse Source
 - Sync Out Pulse
 - One-Shot Sync Out Trigger
 - EPWMxSYNCPER Source Select
- Disable Linking
- Sync-in source is EPWM1 sync-out signal: None
- Trigger is OSHT sync: Trigger is OSHT sync
- Counter equals Period

$$\text{Time Base Period} = \frac{f_{tclk}}{f_{pwm}} - 1 = \frac{100*10^6}{8000} - 1 = 12499.$$

CLA

| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

The screenshot shows the TI System Designer interface for a LaunchPad system. The left pane displays a tree view of system resources, including SYSTEM (18), ANALOG (6), CONTROL (5), and COMMUNICATION (10) categories. The EPWM resource under CONTROL is highlighted with a red box. The right pane shows configuration details for the CLA resource, specifically for the EPWM trigger settings. A red box highlights the 'Time-base counter equal to period' checkbox and the '1 Event Generates Interrupt' dropdown. Another red box highlights the EPWM peripheral selection for GPIO2/77 and GPIO3/76.

CLA

| 片上资源 | PIN脚 | 用途 |
|----------------------|------|---------|
| myBoardLED0_G PIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

S lab_cla_launchpad.syscfg x lab_main.c Type Filter Text... X ← → Software + ADC

SYSTEM (18)

- AIO
- CLA 1/1 ✓ +
- CLB INPUTXBAR INPUT
- CLB OUTPUTXBAR
- CLBXBAR
- CPUTIMER
- DCC
- EPWMXBAR
- ERAD
- FLASH
- GPIO 1/66 ✓ +
- INPUTXBAR INPUT
- INTERRUPT 1 ✓ +
- MEMCFG 1/1 ✓ +
- OTHER
- OUTPUTXBAR
- SYSCTL
- WATCHDOG

ANALOG (6)

- ADC 1/5 ✓ +
- ANALOG PinMux 1/1 ✓ +
- ASYSCTL 1/1 ✓ +
- CMPSS
- DAC
- PGA

CONTROL (5)

- CLB
- ECAP
- EPWM 2/12 ✓ +
- EQEP
- SYNC 1/1 ✓ +

COMMUNICATION (10)

- DMA
- FSIRX
- FSITX
- I2C
- LIN
- MCAN

ADC (1 of 5 Added) myADC0

Name: myADC0
ADC Instance:
ADC Clock Prescaler:
Enable alternate timings (tDMA):
Use External MUX:
High Priority Mode SOCs:

SOC Configurations Start of Conversion Configurations

Enable SOCs:
SOC0 Start of Conversion 0
SOC0 Name:
SOC0 Independent Name Mode
SOC0 Channel:
SOC0 Module Channel Name:
SOC0 Device Pin Name:
SOC0 External Channel Selected via MUX

SOC Triggers

Trigger Mode: Single Trigger
SOC0 Trigger: ePWM2_ADCSOCA
SOC0 Interrupt Trigger:
No ADCINT will trigger the SOC

Sample Time Calculator

SOC0 Sample Window [SYSCLK counts]:
SOC0 Sample Time [ns]:

ADC Repeater Module

8
⚠️ SOC0 sample window must be at least 10(Un-suppress)
51 3333333333333336

10

CLA

| 片上资源 | PIN脚 | 用途 |
|----------------------|------|---------|
| myBoardLED0_G PIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

lab_cla_launchpad.sscfg x lab_main.c

Type Filter Test... Software -> ADC

SYSTEM (18)

- AIO
- CLA 1/1
- CLB INPUTXBAR INPUT
- CLB OUTPUTXBAR
- CLBXBAR
- CPUTIMER
- DCC
- EPWMXBAR
- ERAD
- FLASH
- GPIO 1/56
- INPUTXBAR INPUT
- INTERRUPT 1
- MEMCFG 1/1
- OTHER
- OUTPUTXBAR
- SYSTCL
- WATCHDOG

ANALOG (6)

- ADC 1/3
- ANALOG PinMux
- ASYSCTL 1/1
- CMPSS
- DAC
- PGA

CONTROL (5)

- CLB
- ECAP
- EPWM 2/12
- EQEP
- SYNC 1/1

COMMUNICATION (10)

- DMA
- FSIRX
- FSITX
- I2C
- LIN

SOC0 Sample Window [SYSCLK counts]

SOC0 Sample Time [ns]

ADC Repeater Module

ADC INT Configurations Interrupt Configurations

ADC interrupt Pulse Mode

Enable ADC Interrupts

INT1 ADC Interrupt 1

Enable ADC Interrupt 1

Interrupt 1 SOC Source

Continuous Interrupt Mode

Occurs at the end of the conversion

ADCINT1 Interrupt

SOC/EOC0

PPB Configurations Post Processing Blocks Configurations

Burst Mode ADC Burst Mode

Register PIE Interrupt Handlers

Use interrupt

Register Interrupts

Analog PinMux

Name myANALOGPinMux0

Use Case myANALOGPinMux0

Pins Used CUSTOM

A0, B15, C15, DAC_A_OUT

PinMux Peripheral and Pin Configuration

ANALOG Peripheral Any(ANALOG)

A0, B15, C15, DAC_A_OUT/23 (Header) Any(A0, B15, C15, DAC_A_OUT/23 (Header))

CLA

| 片上资源 | PIN脚 | 用途 |
|----------------------|------|---------|
| myBoardLED0_G PIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

The screenshot shows the TI LaunchPad System Configuration (SYS CFG) software interface. The main window displays the configuration for the `lab_cla_launchpad.syscfg` file, specifically the `lab_main.c` component. The left sidebar lists various resources and their pin assignments. The right pane shows the configuration for the `ASYSCTL` module.

ASYSCTL Configuration:

- Temperature Control:** Both "Enable Temperature Sensor" and "Lock Temperature Sensor Control Register" options are unchecked.
- Analog Reference:** The "Analog Reference" dropdown is set to "Internal" and the "Analog Reference Voltage" dropdown is set to "1.65V". This section is highlighted with a red box.
- External DACL Enable:** The "CMPSS DACL Output Enable" option is unchecked.

Pin Configuration (ANALOG Category):

- The `ASYSCTL` pin is assigned to pin `1/1` and is checked.
- Other pins listed include ADC (1/5), ANALOG PinMux (1/1), and other analog pins like CMPSS, DAC, and PGA.

CLA

| 片上资源 | PIN脚 | 用途 |
|----------------------|------|---------|
| myBoardLED0_G PIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |

The screenshot shows the configuration of a CLA task in the TI LaunchPad IDE. The left pane displays the system resources, with the CLA node highlighted. The right pane shows the configuration details for the CLA task.

CLA Task Configuration:

- Name: myCLA0
- CLA Instance: CLA1
- Enable CLA Task 1:
- Enable CLA Task 2:
- Enable CLA Task 3:
- Enable CLA Task 4:
- Enable CLA Task 5:
- Enable CLA Task 6:
- Enable CLA Task 7:
- Enable CLA Task 8:

CLA Task 1:

- Interrupt Vector: CLA_MVECT_1
- Interrupt Name: ClatTask1
- Trigger Source: CLA Task Trigger Source is ADCA1

C28 Interrupt Register for CLA Task:

- Register Interrupt for CLA Task 1:
- Register Interrupt for CLA Task 2:
- Register Interrupt for CLA Task 3:
- Register Interrupt for CLA Task 4:
- Register Interrupt for CLA Task 5:
- Register Interrupt for CLA Task 6:
- Register Interrupt for CLA Task 7:
- Register Interrupt for CLA Task 8:

C28 Interrupt Configuration for CLA Task 1:

- Name: interrupt_CLA_TASK_1
- Interrupt Name: INT_myCLA01
- Interrupt Handler: clatser1
- Enable Interrupt in PIE:

CLA

lab_cla_launchpad.syscfg x lab_main.c

Type Filter Text... X ← → Software > MEMCFG

MEMCFG 1/1 ✓

RAM Initialization

LSRAM Configuration

| LS0 RAM | CLA program memory |
|---------|----------------------------|
| LS1 RAM | CPU/CLA shared data memory |
| LS2 RAM | CPU dedicated memory |
| LS3 RAM | CPU dedicated memory |
| LS4 RAM | CPU dedicated memory |
| LS5 RAM | CPU dedicated memory |
| LS6 RAM | CPU dedicated memory |
| LS7 RAM | CPU dedicated memory |
| LS8 RAM | CPU dedicated memory |
| LS9 RAM | CPU dedicated memory |

Access Protection for RAMs

Lock RAM Config Registers

Access Violation Interrupt

Correctable Error Interrupt

Register Interrupt Handler

| 片上资源 | PIN脚 | 用途 |
|------------------|------|---------|
| myBoardLED0_GPIO | LED5 | 指示系统的运行 |
| EPWM1 | -- | 产生PWM |
| EPWM2 | -- | 触发ADC |
| ADCINA0 | | 用于AD采样 |
| CLA | -- | 配置CLA |